





OBE SYLLABI SAMPLE

Week	Topic	Learning Outcomes	Methodology	Resources	Assessment
Week 1	Class orientation Discussion of course goals, expected outcomes, course policies and grading system Assigning of Groups and Officers Review on Number	rules	Orientation Review of the syllabus, learning activities and assessment Getting to know activity lice breaker activity	Course Syllabus	None
Week 2	Systems Introduction to number system (Binary, Octal, Decimal, Hexadecimal) Conversion of Number System Arithmetic operation Fixed Point representation	Define terms Know the function of number system Convert any given number system Write the equivalent negative values of a given binary number Perform arithmetic operation (addition, subtraction, multiplication and division) of any number system	Lecture/Discussion Demonstration Class Activity	Roth, Charles H. Jr. and Kinney, Larry L. Fundamentals of Logic Design http://www.site.uottawa.ca /~petriu/Digital-Logic.pdf	Quiz Drill Exercise Seatwork Homework
Week 3 - 4	Logic Gates, Boolean Algebra, Logic Circuit and Truth Table Basic logic gates and pin configuration Boolean expression Derive the Boolean expression and truth table given a circuit	Describe the operation of the INVERTER, the AND, the NAND, the OR, the NOR, The XOR, and the XNOR gates. Identify the IC pin configuration of the logic gates. Describe the basic logic gates; derive truth table and Boolean expression. Identify the pin configuration and IC number of each logic gate.	Lecture/Discussion Demonstration Recitation/Board work Class Activity	http://american.cs.ucdavis.edu /academic/ecs154a.sum14 /postscript/cosc205.pdf Roth, Charles H. Jr. and Kinney, Larry L. Fundamentals of Logic Design	Quiz Drill Exercise Seatwork Homework






OBE SYLLABI SAMPLE Derive the truth table and Derive the Boolean expression and design the circuit given an truth table given a logic circuit. Derive the truth table and design the Derive the standard SOP circuit given a Boolean expression. and POS expression **Boolean Expression** Discuss the objectives of simplifying Week 5 Simplification Quiz Boolean expressions http://american.cs.ucdavis.edu Lecture/Discussion · Discuss the Boolean /academic/ecs154a sum14 Enumerate the methods of Boolean Drill Exercise /postscript/cosc205 pdf identities expressions simplification Demonstration Seatwork · Application of De Morgan's Acquaint themselves with Boolean Recitation/Board work Theorem Identities Roth, Charles H. Jr. and Homework Kinney, Larry L. Apply De Morgan's Theorem to · Simplifying an expression Fundamentals of Logic Design Boolean Expressions and to logic circuits Conversion of any Product Determine the domain of a Boolean Week 6 Term to Standard form and expression Conversion of any Sum Quiz Lecture/Discussion Term to Standard form Convert any SOP expression to standard SOP http://american.cs.ucdavis.edu Drill Exercise Discuss the procedure on how to convert an expression to its standard /academic/ecs154a.sum14 Demonstration /postscript/cosc205.pdf Express SOP expression into Canonical Seatwork Recitation/Board work Homework Convert any POS expression to standard POS Class Activity Roth, Charles H. Jr. and Kinney, Larry L. Fundamentals of Logic Design Express POS expression into Canonical











POLYTECHNIC UNIVERSITY OF THE PHILIPPINES COLLEGE OF ENGINEERING DEPARTMENT

OBE SYLLABI SAMPLE Week 9 MIDTERM EXAM Other Two-level Week 10 - 11 Implementations (SOP/POS) Construct the logic circuit of the Lecture/Discussion Discuss how to derive and simplified SOP expression using the Quiz construct a combinational NAND - NAND, OR - NAND & NOR http://american.cs.ucdavis.edu circuit using other SOP OR network **Drill Exercise** Demonstration /academic/ecs154a.sum14 Networks /postscript/cosc205.pdf Seatwork Discuss how to derive and Construct the logic circuit of the construct circuit using other SOP Networks simplified POS expressions using the NOR - NOR, AND - NOR, NAND -Recitation/ Homework Board work AND network Discuss the steps ton how Roth, Charles H. Jr. and to design a combinational Class Activity Kinney, Larry L. Fundamentals of Logic Design Describe the operation of a Decoder circuit · Discuss how to determine the number of input and Implement Boolean function using a Decoder output variables need based on the given problems statement Combinational Circuit Design using MSI and LSI Describe the operation of a Multiplexer http://american.cs.ucdavis.edu Devices (Decoder) implement Boolean function using a Lecture/Discussion /academic/ecs154a.sum14 Multiplexer Quiz /postscript/cosc205.pdf Week 12 - 13 · Discuss how to design a combinational circuit using MSI Device (Decoder) Drill Exercise Demonstration given a problem statement Seatwork Roth, Charles H. Jr. and Recitation/Board work Kinney, Larry L. Fundamentals of Logic Design Discuss how to design a Homework combinational circuit using Class Activity MSI Device (Multiplexer)





OBE S	SYLLABI S	SAMPLE			NONTENENT OF THE PROPERTY OF T
	Combinational Circuit		COMPLIES		190
Week 14 - 15	Design using MSI and LSI Devices Discuss how to design a combinational circuit using	Describe the operation of a Read-Only Memory (ROM)	Lecture/Discussion	http://american.cs.ucdavis.edu /academic/ecs154a.sum14 /postscript/cosc205.pdf	Quiz
	MSI Device (ROM) given a notation • Discuss how to design a combinational circuit using MSI Device (PLA) given a notation	ROM Describe the operation of a	Recitation/Board work		Drill Exercise Seatwork Homework
				Kinney, Larry L. Fundamentals of Logic Design	Practical Exam
Week 16	APPLICATION PROJECT PRESENTATION	Culminating activity given to the grouped students to test their mastery of the course by developing application design utilizing all the theories and concepts acquired	Project Presentation System Walk-through Prototype Demonstration	Application Project Documentation Developed System	Project Deliberation
Week 17	APPLICATION PROJECT PRESENTATION	Culminating activity given to the students to test their mastery of the course by developing application design utilizing all the theories and concepts acquired	Project Presentation System Walk-through Prototype Demonstration	Application Project Documentation Developed System	Project Deliberatio
Week 18			INAL EXAMINATION		





OBE SYLLABI SAMPLE	CUENCIA DE SANCIA DE SANCI				
COURSE GRADING SYSTEM:					
Lecture: 70% Midterm Grade	Lecture: 70%				
Midderm Grade	Final Grade				
✓ Class Standing (60%)	✓ Class Standing (60%)				
45% Long Quiz (Average of 3 Quizzes)	40% Long Quiz (Average of 3 Quizzes)				
25% Seatwork, Assignments, Recitations (Class Participation) 35% Short Quizzes	(Class Paricipation)				
✓ Midderm Examination (40%)	35% Short Quizzes				
Lab: 30%	Lab: 30% Final Examination (40%)				
Midterm Grade	Final Grade				
 ✓ Class Standing (60%) 40% Laboratory Exercises / Machine Problems 	✓ Class Standing (60%)				
35% Project	40% Laboratory Exercises / Machine Problems				
25% Practical Exam	35% Project				
Midderm Examination (40%)	25% Practical Exam				
Passing Mark: 75%	Final Examination (40%) Passing Mark: 75%				
Prepared by:	Noted by:				
DR. REMEDIOS G. ADO Name of Faculty	ENGR. JULIUS S. CANSINO Chairperson				
Approved by:					
ENGR GUILLERMO (Dean	D. BERNABE				
DR MANUEL M Vice President for A	MUHI cademic Affairs				







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3094

COURSE TITLE:

Circuits2

COURSE CREDIT: 4 units

PRE-REQUISITE:

Circuits 1

I. COURSE DESCRIPTION:

Complex algebra and phasors; simple AC circuits, impedance and admittance; mesh and node analysis for AC circuits; AC network theorems; power in AC circuits; resonance; three-phase circuits; transformers; two-port network parameters and transfer function.

II. COURSE CONTENT (OUTLINE):

- Complex Algebra and Phasors
 Impedance and Admittance
- Simple AC Circuits
- Transformers
- 3. Resonance
- 4. Mesh and Node Analysis for AC Circuits
- AC Network Theorems
 Power in AC Circuits
- Three-Phase Circuits
- 8. Two-Port Network Parameters and Transfer Function

Ш. STRATEGIES AND METHODS OF TEACHING:

- 1. Lecture/Discussion
- 2. Assignment

REQUIREMENTS

- Quizzes
- Examinations
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

GRADING SYSTEM:

Midterm = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Midterm Exam) 50%Final = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Final Exam) 50% General Average = (Midterm) 50% + (Final) 50%







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3174

COURSE TITLE:

Advanced Logic Circuit

COURSE CREDIT: 4 units

PRE-REOUISITE:

Logic Circuits Switching Theory

I. COURSE DESCRIPTION:

This course on digital design focuses on different methodologies and styles in hardware modeling with emphasis on the use of hardware description languages (HDLs). It covers very high speed integrated circuit hardware description language (VHDL) fundamental language concepts and elements and the different levels of descriptions such as behavioral and structural.

COURSE CONTENT (OUTLINE): П.

- 1. Introduction
- Algorithm State Machines
 - 2.1 ASM Chart
 - 2.2 Control implementation2.3 Design with Multiplexes
- 3. Overview of Digital Systems

 - 3.1 Evolution of Digital System Design Methodology3.2 Different Hardware Description Languages (HDLs)
 - 3.3 History of VHDL
- 3.4 Advantages and Disadvantages of VHDL
 VHDL-Related Technologies and Fields
- 4.1 PLDs
- 5. Hardware Modeling using VHDL 5.1 Levels of Modeling or Abstraction
 - 5.2 VHDL Model Components or Structural Elements
- VHDL Language 6.1 Lexical Elements
- 6.2 Scalar Data Types
- 6.3 Expressions and Operators 6.4 Control Structures
- 7. VHDL Language
 - 7.1 Composite Data Types
 7.2 Access Types

 - 7.3 File Types
- Basic Modeling Concepts
- Subprogram and Packages
 Algorithmic State Machines

 - ASM Charts Control Implementation 10.2 Design with Multiplexers





III. STRATEGIES AND METHODS OF TEACHING:

- 1. Lecture/Discussion
- 2. Assignment

IV. REQUIREMENTS

- Quizzes
- Examinations
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

V. REFERENCE:

- Peter Ashenden. The Designer's Guide to VHDL Francisco, CA 2nd edition
- James Armstrong and F. Gail Gray. VHDL Representation and Synthesis. 2nd edition.
- Ulrish Heinkel, The VHDL Reference: A Practical Guide Computer Aided Integrated Circuit Design Includes V AMS
- Douglas Perry. VHDL. 3rd edition.
- IEEE Standard VHDL Language Reference Manual Std 1076-1993-USA
- Ben Cohen. VHDL Coding Styles and Methodologists Ed.
- Zainalabedin Navabi. VHDL: Analysis and Modelling Digital Systems. 2nd edition.
- Kevin Shakill. VHDL for Programmable Logic.

VI. GRADING SYSTEM:

 $\label{eq:midterm} \begin{aligned} & \text{Midterm} = [(Q1 + Q2 + Q3)/3] \ 30\% + \text{CS } 20\% + (\text{Midterm Exam}) \ 50\% \\ & \text{Final} = [(Q1 + Q2 + Q3)/3] \ 30\% + \text{CS } 20\% + (\text{Final Exam}) \ 50\% \\ & \text{General Average} = (\text{Midterm}) \ 50\% + (\text{Final}) \ 50\% \end{aligned}$

Signed by:

ENGR. REMITDIOS G. ADO Chairperson, CoE Department

DR. MANUEL M. MUHI

Dean CE







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3064

COURSE TITLE:

Circuits1

COURSE CREDIT: 4 units

PRE-REQUISITE:

Physics 2, Integral Calculus

I. COURSE DESCRIPTION:

Fundamental relationships in circuit theory, mesh and node equations; resistive networks, network theorems; solutions of network problems using Laplace transform; transient analysis; methods of circuit analysis.

COURSE CONTENT (OUTLINE): П.

- 1. Fundamental Relationship in Circuit Theory
- Resistive Network
- Mesh and Node Equations
- Network Theorems
- Transient Analysis Solution of Network Problems Using Laplace Transform Methods of Analysis for Special Circuits

STRATEGIES AND METHODS OF TEACHING:

- 1. Lecture/Discussion
- 2. Assignment

IV. REQUIREMENTS

- Quizzes
- Examinations
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

V. GRADING SYSTEM:

Midterm = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Midterm Exam) 50%Final = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Final Exam) 50% General Average = (Midterm) 50% + (Final) 50%





Signed by:

ENGR. REMEDIOS G. ADO Chairperson, CoE Department

DR. MANUEL M. MUHI Dean, CE







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3094

COURSE TITLE:

Circuits2

COURSE CREDIT:

PRE-REQUISITE:

4 units Circuits 1

COURSE DESCRIPTION:

Complex algebra and phasors; simple AC circuits, impedance and admittance; mesh and node analysis for AC circuits; AC network theorems; power in AC circuits; resonance; three-phase circuits; transformers; two-port network parameters and transfer function.

II. COURSE CONTENT (OUTLINE):

- 1. Complex Algebra and Phasors
- Impedance and Admittance Simple AC Circuits Transformers

- 3. Resonance
- 4. Mesh and Node Analysis for AC Circuits
- AC Network Theorems
- 6. Power in AC Circuits
- Three-Phase Circuits
- Two-Port Network Parameters and Transfer Function

STRATEGIES AND METHODS OF TEACHING: m.

- 1. Lecture/Discussion
- 2. Assignment

IV. REQUIREMENTS

- Quizzes
- Examinations
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

V. GRADING SYSTEM:

Midterm = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Midterm Exam) 50%Final = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Final Exam) 50%General Average = (Midterm) 50% + (Final) 50%







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3174

COURSE TITLE:

Advanced Logic Circuit

COURSE CREDIT:

4 units

PRE-REQUISITE:

Logic Circuits Switching Theory

COURSE DESCRIPTION:

This course on digital design focuses on different methodologies and styles in hardware modeling with emphasis on the use of hardware description languages (HDLs). It covers very high speed integrated circuit hardware description language (VHDL) fundamental language concepts and elements and the different levels of descriptions such as behavioral and structural.

П. COURSE CONTENT (OUTLINE):

- 1. Introduction
- 2. Algorithm State Machines
 - 2.1 ASM Chart
 - 2.2 Control implementation
 - 2.3 Design with Multiplexes
- 3. Overview of Digital Systems
 - 3.1 Evolution of Digital System Design Methodology
 - 3.2 Different Hardware Description Languages (HDLs)
 - 3.3 History of VHDL
- 3.4 Advantages and Disadvantages of VHDL
- 4. VHDL-Related Technologies and Fields
 - 4.1 PLDs
- 5. Hardware Modeling using VHDL

 - 5.1 Levels of Modeling or Abstraction5.2 VHDL Model Components or Structural Elements
- 6. VHDL Language
 6.1 Lexical Elements

 - 6.2 Scalar Data Types
 - 6.3 Expressions and Operators
 - 6.4 Control Structures
- 7. VHDL Language
 - 7.1 Composite Data Types
 - 7.2 Access Types
- 7.3 File Types8. Basic Modeling Concepts
- Subprogram and Packages 10. Algorithmic State Machines
 - ASM Charts 10.1
 - Control Implementation 10.2 Design with Multiplexers





III. STRATEGIES AND METHODS OF TEACHING:

- 1. Lecture/Discussion
- 2. Assignment

IV. REQUIREMENTS

- Quizzes
- Examinations
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

V. REFERENCE:

- Peter Ashenden. The Designer's Guide to VHDL Francisco, CA 2nd edition
- James Armstrong and F. Gail Gray. VHDL Representation and Synthesis. 2nd edition.
- Ulrish Heinkel, The VHDL Reference: A Practical Guide Computer Aided Integrated Circuit Design Includes V AMS
- Douglas Perry. VHDL. 3rd edition.
- IEEE Standard VHDL Language Reference Manual Std 1076-1993-USA
- Ben Cohen. VHDL Coding Styles and Methodologists Ed.
- Zainalabedin Navabi. VHDL: Analysis and Modelling Digital Systems. 2nd edition.
- Kevin Shakill. VHDL for Programmable Logic.

VI. GRADING SYSTEM:

Midterm = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Midterm Exam) 50% Final = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Final Exam) 50% General Average = (Midterm) 50% + (Final) 50%

Signed by:

ENGR. REMEDIOS G. ADO Chairperson, CoE Department

DR. MANUEL M. MUHI

Dean/CE







POLYTECHNIC UNIVERSITY OF THE PHILIPPINES

College of Engineering

Computer Engineering Department

Tel No: 713-5968



School Year 2010-2011

COURSE CODE:

COEN 3064

COURSE TITLE:

Circuits1

COURSE CREDIT: 4 units

PRE-REQUISITE:

Physics 2, Integral Calculus

I. COURSE DESCRIPTION:

Fundamental relationships in circuit theory, mesh and node equations; resistive networks, network theorems; solutions of network problems using Laplace transform; transient analysis; methods of circuit analysis.

II. COURSE CONTENT (OUTLINE):

- 1. Fundamental Relationship in Circuit Theory
- Resistive Network
- 3. Mesh and Node Equations
- 4. Network Theorems
- Transient Analysis
- 6. Solution of Network Problems Using Laplace Transform Methods of Analysis for Special Circuits

III. STRATEGIES AND METHODS OF TEACHING:

- 1. Lecture/Discussion
- 2. Assignment

IV. REQUIREMENTS

- Quizzes
- Class Participations (i.e. Assignment, Seatwork, Recitation, Attendance)

V. GRADING SYSTEM:

Midterm = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Midterm Exam) 50%Final = [(Q1+Q2+Q3)/3] 30% + CS 20% + (Final Exam) 50%General Average = (Midterm) 50% + (Final) 50%





Signed by:

ENGR. REMEDIOS G. ADO Chairperson, CoE Department

DR. MANUEL M. MUHI

Dean, CE



(See Separate Exhibit)

